

A TWO-LOOP 10Hz STEP 40-70MHz SYNTHESIZER

By Luiz Amaral
PY1LL/PY4LC

INTRODUCTION

For HF radios (from 1 to 30MHz), the use of a local oscillator from 40 to 70MHz, with the first IF on 41MHz, is a well-accepted mode to get a reception almost images free.

Many times some conflicting design characteristics are fine frequency resolution, tune speed, low output noise, high spectral purity, low power and low price.

Most designs use many loops to get fine resolution. This article shows a method to overcome this difficulty, using only two loops.

The work is a more modern version of my former article presented in December 1989 Ham Radio review, with better characteristics due the existence, nowadays, of suitable components for the electronic demands.

THE ALGORITHM

Normally, unless we use special techniques, the synthesizer minimum frequency step, that is, its resolution, is equal to its reference frequency.

Figure 1 shows the block diagram of such a loop.




Figure 1

The output frequency **Fo** is given by:

$$\mathbf{Fo = N \times Fr \quad (I)}$$

As we see in (I), changing **N** to **N+1** or **N-1**, **Fo** increases or decreases by exactly **Fr**, that is, **Fr** is the resolution in this synthesis method.




Figure 2

The block diagram of the new algorithm is showed in Figure 2. For getting short settling times and low output noise, it is necessary that we use reference frequencies substantially high. If we make $Fr1 = 99.9\text{kHz}$ and $Fr2 = 100\text{kHz}$ in Figure 2, we can rewrite equation (1) as:

$$F_o = [(M \times 100 - N \times 99,9) / 10] \text{ kHz} = \{[100 \times M - (100 - 0,1) \times N]\} / 10 \text{ kHz}$$

$$F_o = \{[10 \times (M - N) + 0,01 \times N]\} \text{ kHz} \quad (\text{II})$$

We can verify that, by varying N by one, F_o changes by 0.01kHz that means, 10Hz , although loops reference frequencies are of the order of 100kHz !

For performing steps of 10 , 100 or $1,000\text{kHz}$, we change only M . To perform steps of 10 , 100 and $1,000\text{Hz}$ (or some of their multiples), we must change N and M together, keeping the same value of $M - N$.

Deriving the Design Equations

One problem to synthesize from 40 to 70MHz is the rather high variation range: 30MHz for a 40MHz VCO. This, among other things, implies in a varactor with a capacitance variation of more than $(70/40)^2$, that is, $C_{\text{max}}/C_{\text{min}} > 3.0625$, remembering that C_{min} and C_{max} take into account the circuit stray capacitance, what worsens much things.

An advantage of the present method is that we may use VCO's in the high VHF part, for example, making the frequency band range a minor problem. We may suggest the M VCO operating from $1,600$ to $2,000\text{MHz}$ and the N one from $1,200$ to $1,300\text{MHz}$, both simple loops.

By Luiz Amaral
PY1LL/PY4LC

Let's derive now the design equations for this system. We must remember that the output frequency is a decimal seven-digit number, for example, 47.936,42kHz.

$$F_o = 10.000 \times B_6 + 1.000 \times B_5 + 100 \times B_4 + 10 \times B_3 + B_2 + 0,1 \times B_1 + 0,01 B_0 \text{ (in kHz)}$$

Alike:

$$N = N_0 + 10 \times N_1 + 100 \times N_2 + 1.000 \times N_3 = 10.000 \times N_4$$

$$M = M_0 + 10 \times M_1 + 100 \times M_2 + 1.000 \times M_3 + 10.000 \times M_4$$

Carrying these last three expressions in (II), one gets:

$$10.000 \times B_6 + 1.000 \times B_5 + 100 \times B_4 + 10 \times B_3 + B_2 + 0,1 \times B_1 + 0,01 B_0 = 10 \times [M_0 - N_0 + 10 \times (M_1 - N_1) + 100 \times (M_2 - N_2) + 1.000 \times (M_3 - N_3) + 10.000 \times (M_4 - N_4)] + 0,01 \times (N_0 + 10 \times N_1 + 100 \times N_2 + 1.000 \times N_3 + 10.000 \times N_4)$$

By making equal all the corresponding terms, we have:

- a) $M_4 - N_4 = 0$
- b) $M_3 - N_3 = B_6$
- c) $M_2 - N_2 = B_5$
- d) $M_1 - N_1 + N_4 = B_4 \text{ (III)}$
- e) $M_0 - N_0 + N_3 = B_3$
- f) $N_2 = B_2$
- g) $N_1 = B_1$
- h) $N_0 = B_0$

As the **Bi's** are given numbers, we have eight equations with 10 unknowns to determine the **Ni's** and the **Mi's**.

This gives us two degrees of freedom to choose the bands of **F1** and **F2**. As we have to establish values to two unknown parameters, we first choose **N4**. If this value and also that of **M4** are too high, we may have dividers problems that may fail and with more noise due the greater division factors. If, otherwise, **N4** and **M4** are too small, we will have problems to cover the entire band of the VCO's.

A good choice is **N4 = 1**.

The range of **F1** (loop N) is of the order of 100MHz because, to cover 99.9kHz (the maximum loop M alone) in 100Hz steps (after divided by 10 at the output), we have 1,000 channels with 99.9kHz of the reference frequency, that give us 100MHz. Therefore, the range of **F2** (loop M) is 100MHz + 300MHz (output range before the final division by 10) = 400MHz.

The other degree of freedom let us to fix the value of **N3**. Choosing the value 2 for it (it means that, with **N4 = 1**, for a 100MHz range, we have **F1** from 1,200 to 1,300MHz and, therefore, **F2** covers from 1,200 + 400 = 1,600MHz to 1,300 + 700 = 2,000MHz). Those frequencies are convenient for modern type 'two-modulus' and for the VCO's ranges.

Rewriting the expressions of **N** and **M** using the equations (III) and the values **N4 = 1** and **N3 = 2**, we write:

$$N = 10.000 \times N_4 + 1.000 \times N_3 + 100 \times N_2 + 10 \times N_1 + N_0 \text{ or}$$

$$N = 12.000 + 100 \times B_2 + 10 \times B_1 + B_0 \text{ (IV)}$$

$$M = 10.000 \times M_4 + 1.000 \times M_3 + 100 \times M_2 + 10 \times M_1 + M_0 = 10.000 + 1.000 \times (B_6 + 2) + 100 \times (B_5 + B_2) + 10 \times (B_4 - 1 + B_1) + B_3 - 2 + B_0 \text{ or}$$

$$M = 11.988 + 1.000 \times B_6 + 100 \times (B_5 + B_2) + 10 \times (B_4 + B_1) + B_3 + B_0 \text{ (V)}$$

By Luiz Amaral
PY1LL/PY4LC

As the output covers from 40,000.00 to 69,999.99kHz, **B6** can be 4, 5 or 6. **B5, B4, B3, B2, B1 e B0** can be any value from 0 to 9. Now it is possible to calculate the exact range of **N, M, F1** and **F2**:

a) Nmin: B2 = B1 = B0 = 0

From equation (IV): **Nmin = 12.000** and **F1min = 99,9 x Nmin = 1.198.80,0kHz**

b) Nmax: B2 = B1 = B0 = 9

From equation (IV): **Nmax = 12.999** and **F1max = 99,9 x Nmax = 1.298.600,1kHz**

c) Mmin: B6 = 4; B5 = B4 = B3 = B2 = B1 = B0 = 0

From equation (V): **Mmin = 15.988** and **F2min = 100 x Mmin = 1.598.800kHz**

d) Mmax: B6 = 6; B5 = B4 = B3 = B2 = B1 = B0 = 9

From equation (V): **Mmax = 19.986** and **F2max = 10 x Mmax = 1.998.600kHz**

Let's suppose we want to synthesize an output of 56.721,98kHz. So, **B6 = 5, B5 = 6, B4 = 7, B3 = 2, B2 = 1, B1 = 9 and B0 = 8**.

Using equations (IV) and (V):

$$N = 12.000 + (100 \times 1) + (10 \times 9) + 8 = 12.198$$

$$M = 11.988 + (1.000 \times 5) + [100 \times (6 + 1)] + [10 \times (7 + 9)] + (2 + 8) = 17.858$$

$$\text{Thus } F1 = 99,9 \times 12.198 = 1.218.580,2\text{kHz e } F2 = 100 \times 17.858 = 1.785.800\text{kHz}$$

All works because **Fo = (F2 – F1) / 10 = 56.721,98kHz**.

Obviously the algorithm showed here is better implemented with a microprocessor.

In practice, the dividers **N** and **M** of the commercial PLL IC's don't accept such high frequencies directly, but we can use the so-called 'two-modulus pre-scalers' that nowadays operate well in such frequencies.

So, **N** and **M** have to be written in the form they are used by such pre-scalers. Thus:

$$N = Np \times Pn + An \text{ e } M = Mp \times Pm + Am \quad (\text{VI})$$

With **Np** and **Mp** being the value of the PLL's 'N', **Pn** and **Pm** the smaller values of the 'two-modulus pre-scalers' and, **An** and **Am**, the values of the PLL's 'A' dividers.

As the order of magnitude of both PLL's is the same, we may choose **Pn = Pm = P**.

For a frequency of 2GHz, a convenient value for **P** would be 128, as it would present to the PLL a frequency compatible with the nowadays technology.

So, using equation (II), we write:

$$Fo = 10 \times P \times (Mp - Np) + 10 \times (Am - An) + 0,01 \times (P \times Np + An) \text{ or with } P = 128:$$

$$Fo = 1.280 \times (Mp - Np) + 1,28 Np + 10 \times Am - 9,99 \times An \quad (\text{VII})$$

We can write the expressions for **Mp, Np, Am** and **Na**, using (VI), with the division factors equal to **P**:

$$Mp = \text{int} (M / P)$$

$$Am = M - Mp \times P \quad (\text{VIII})$$

$$Np = \text{int} (N / P)$$

$$An = N - Np \times P$$

So, equations (IV), (V) and (VIII) must be used for the determination, by the microprocessor, of the PLL's division factors values. It is, now, a mere software problem.

Conclusions

This article presents a method to synthesize frequencies from 40 to 70MHz with minimum steps of 10Hz, using only two loops. The output signal phase noise level results very low due the relatively high reference frequencies ($\approx 100\text{kHz}$) and with a final division by 10 that decreases the noise by more 20 dB. Clearly, to get the expected noise level, all good assembling techniques as short lines, rigorous DC signals filtering, good ground distribution techniques, well shielded VCO's and RF filters, high VCO's isolation from their loads, VCO's pre-tuning, etc, must be used as in any frequency synthesizer.

Indeed, it is shown more an algorithm than a circuit. The latter may be implemented with the suitable components already existent with modern technology.

It is presented also an example of the two loops frequencies compatible with components already in the market. Clearly, the evolution of the component technology, it is perfectly possible to adapt the algorithm to synthesizer designs with greater frequencies, with still more fine resolution and keeping the 'two loops only' simplicity.

References

Amaral, L. C. M, PYILL and Mathias, C. A. C., A Two-Loop 10 Hz step 40 – 70 MHz Synthesizer, Ham Radio, January 1989.

All other references are listed in the above one.

**By Luiz Amaral
PY1LL/PY4LC**