


CMOS INVERTER



Elettronica LB A.A. 2002-2003

Inverter

Digital Integrated Circuits © Prentice Hall 1995

DIGITAL GATES Fundamental Parameters


- Functionality
- Reliability, Robustness
- Area
- Performance
 - » Speed (delay)
 - » Power Consumption
 - » Energy

Elettronica LB A.A. 2002-2003

Inverter

Digital Integrated Circuits © Prentice Hall 1995

The Ideal Gate



$R_i = \infty$


$R_o = 0$

Elettronica LB A.A. 2002-2003

Inverter

Digital Integrated Circuits © Prentice Hall 1995

VTC of Real Inverter




Elettronica LB A.A. 2002-2003

Inverter

Digital Integrated Circuits © Prentice Hall 1995

The CMOS Inverter: A First Glance



Elettronica LB A.A. 2002-2003

Inverter

Digital Integrated Circuits © Prentice Hall 1995

CMOS Properties


- Full rail-to-rail swing
- Symmetrical VTC
- Propagation delay function of load capacitance and resistance of transistors
- No static power dissipation
- Direct path current during switching

Elettronica LB A.A. 2002-2003

Inverter

Digital Integrated Circuits © Prentice Hall 1995

Voltage Transfer Characteristic





Elettronica LB A.A. 2002-2003

Inverter

Digital Integrated Circuits © Prentice Hall 1995

PMOS Load Lines

$$\begin{aligned} V_{in} &= V_{DD} - V_{GSp} \\ I_{Dn} &= -I_{Dp} \\ V_{out} &= V_{DD} - V_{DSP} \end{aligned}$$




Elettronica LB A.A. 2002-2003

Inverter

Digital Integrated Circuits © Prentice Hall 1995

CMOS Inverter Load Characteristics




Elettronica LB A.A. 2002-2003

Inverter

Digital Integrated Circuits © Prentice Hall 1995

CMOS Inverter VTC




Elettronica LB A.A. 2002-2003

Inverter

Digital Integrated Circuits © Prentice Hall 1995

Simulated VTC




Elettronica LB A.A. 2002-2003

Inverter

Digital Integrated Circuits © Prentice Hall 1995

Gate Switching Threshold




$$V_M = \frac{r(V_{DD} - |V_{Tp}|) + V_{Th}}{1+r} \quad \text{with} \quad r = \sqrt{\frac{k_p}{k_n}}$$

Elettronica LB A.A. 2002-2003

Inverter

Digital Integrated Circuits © Prentice Hall 1995

Impact of process variations




Elettronica LB A.A. 2002-2003

Inverter


Digital Integrated Circuits © Prentice Hall 1995

V_{IH} , V_{IL} and gain



$$V_{IH} = V_M + \frac{V_M}{g}$$

$$V_{IL} = V_M - \frac{V_{DD} - V_M}{g}$$





Elettronica LB A.A. 2002-2003

Inverter

Digital Integrated Circuits © Prentice Hall 1995

Gain as a function of V_{DD}




Elettronica LB A.A. 2002-2003

Inverter

Digital Integrated Circuits © Prentice Hall 1995

MOS Transistor Small Signal Model



	g_m	r_o	g_{mb}
LIN	kV_{DS}	$\frac{1}{k(V_{GS} - V_T - V_{DS})}$	$\frac{0.5g_m\gamma}{\sqrt{2\Phi_F + V_{SB}}}$
SAT	$k(V_{GS} - V_T)(1 + \lambda V_{DS})$	$\frac{1 + \lambda V_{DS}}{\lambda I_{DS}}$	

Elettronica LB A.A. 2002-2003


Inverter

Digital Integrated Circuits © Prentice Hall 1995

Determining V_{IH} and V_{IL}

At V_{IH} (V_{IL}): $\frac{\partial V_{out}}{\partial V_{in}} = -1$

small-signal model of inverter




$$g = \frac{v_{out}}{v_{in}} = -(g_{mn} + g_{mp}) \times (r_{on} \parallel r_{op}) = -1$$

Elettronica LB A.A. 2002-2003

Inverter

Digital Integrated Circuits © Prentice Hall 1995

Propagation Delay




Elettronica LB A.A. 2002-2003

Inverter

Digital Integrated Circuits © Prentice Hall 1995

Computing CMOS inverter delay in the quadratic model




Elettronica LB A.A. 2002-2003

Inverter

Digital Integrated Circuits © Prentice Hall 1995

Computing CMOS inverter delay in the linear model




Elettronica LB A.A. 2002-2003

Inverter

Digital Integrated Circuits © Prentice Hall 1995

Computing CMOS inverter delay in the constant model




Elettronica LB A.A. 2002-2003

Inverter

Digital Integrated Circuits © Prentice Hall 1995

NMOS/PMOS ratio




Elettronica LB A.A. 2002-2003

Inverter

Digital Integrated Circuits © Prentice Hall 1995

Impact of Rise Time on Delay




$$t_{pHL} = \sqrt{t_{pHL(\text{step})}^2 + (t_r/2)^2}$$

Elettronica LB A.A. 2002-2003

Inverter

Digital Integrated Circuits © Prentice Hall 1995

Delay as a function of V_{DD}




Elettronica LB A.A. 2002-2003

Inverter

Digital Integrated Circuits © Prentice Hall 1995

Power Consumption



Elettronica LB A.A. 2002-2003

Inverter

Digital Integrated Circuits © Prentice Hall 1995

Where Does Power Go in CMOS?


- **Dynamic Power Consumption**
 - » Charging and Discharging Capacitors
- **Short Circuit Currents**
 - » Short Circuit Path between Supply Rails during Switching
- **Leakage**
 - » Leaking diodes and transistors

Elettronica LB A.A. 2002-2003

Inverter

Digital Integrated Circuits © Prentice Hall 1995

Dynamic Power Dissipation



$$\text{Energy/transition} = C_L * V_{dd}^2$$

$$\text{Power} = \text{Energy/transition} * f = C_L * V_{dd}^2 * f$$



- Not a function of transistor sizes!
- Need to reduce C_L , V_{dd} , and f to reduce power.

Elettronica LB A.A. 2002-2003

Inverter

Digital Integrated Circuits © Prentice Hall 1995

Short circuit current




Elettronica LB A.A. 2002-2003

Inverter

Digital Integrated Circuits © Prentice Hall 1995

Minimizing SC Power




Keep the input and output fall time the same

Elettronica LB A.A. 2002-2003

Inverter

Digital Integrated Circuits © Prentice Hall 1995

Leakage (static) power




Sub-threshold current is one of the most Compelling issues in low-energy design

Elettronica LB A.A. 2002-2003

Inverter

Digital Integrated Circuits © Prentice Hall 1995

Reverse-biased diode leakage




- $J_S = J_S A$
- $J_S = 1-5 \text{ pA}/\mu\text{m}^2$ in $1.2\mu\text{m}$ CMOS
- J_S doubles with every 9°C in T

Elettronica LB A.A. 2002-2003

Inverter

Digital Integrated Circuits © Prentice Hall 1995

Sub-threshold leakage



Elettronica LB A.A. 2002-2003

Inverter

Digital Integrated Circuits © Prentice Hall 1995